Table of Contents: Volume 8 (1994)

Number 1

Joint Special Issue on *Analog VLSI Computation*
Guest Editor: Michael D. Godfrey

Also published in *Analog Integrated Circuits and Signal Processing*,
Volume 6, No. 1, Kluwer Academic Publishers

Editorial ..... *Earl Swartzlander* 5
Guest Editor's Introduction ..... *Michael D. Godfrey* 7
Scaling of MOS Technology to Submicrometer Feature Sizes ..... *Carver A. Mead* 9
Analog VLSI Signal Processing: Why, Where, and How? ..... *Eric A. Vittoz* 27
Pulse-Modulated Analog Neuron Circuits ..... *Boyd Fowler and Abbas El Gamal* 45
A Computational Approach to VLSI Analog Design ..... *D.L. Grundy* 53
Analog VLSI for Robot Path Planning ..... *Mircea R. Stan, Wayne P. Burleson, Christopher I. Connolly and Roderic A. Grupen* 61
Characterization of Subthreshold MOS Mismatch in Transistors for VLSI Systems ..... *Aleksandra Pavasović, Andreas G. Andreou and Charles R. Westgate* 75

Number 2

Special Issue on Application Specific Array Processors (ASAP-92)
Guest Editors: Lothar Thiele and Edward Chow

Guest Editors' Introduction ..... *Lothar Thiele and Edward Chow* 95
Synthesis of Application-Specific Multiprocessor Systems Including Memory Components ... *Shiv Prakash and Alice C. Parker* 97
Optimizing Throughput and Resource Utilization Using Pipelining: Transformation Based Approach ..... *Miodrag Potkonjak and Jan Rabaey* 117
A CAD Environment for Real-time DSP Implementations on Multiprocessors ..... *Phu Hoang and Jan Rabaey* 131
Fast VLSI Algorithms for Division and Square Root ..... *S.E. McQuillan and J.V. McCanny* 151
High-Speed VLSI Architectures for Soft-Output Viterbi Decoding ..... *Olaf J. Joeressen, Martin Vaupel and Heinrich Meyr* 169
The Sarnoff Engine: A Massively Parallel Computer for High Definition System Simulation ..... *S. Knight, D. Chin, H. Taylor and J. Peters* 183

Number 3

Special Issue on The Canadian Conference on VLSI
Guest Editor: Graham A. Jullien

Guest Editor's Introduction ..... *Graham A. Jullien* 207
Learning Capacitive Weights in Analog CMOS Neural Networks .....
.....*Howard C. Card, Christian R. Schneider and Roland S. Schneider* 209
Self-Tuned Continuous-Time Notch Filters..... *Calvin Plett and Miles A. Copeland* 227
A Floating-Point Systolic Array Processing Element with Serial Communication and Built-in
Self Test ..... *T.C. Davies, D. Al-Khalili and V. Szwarc* 241
A Chip Set for Pipeline and Parallel Pipeline FFT Architectures .....*Valek Szwarc,*
Luc Desormeaux, Wilson Wong, Clifford P.S. Yeung, Chong H. Chan and Tad A. Kwasniewski 253

Regular Papers

Testing of Programmable Analog and Neural Network Chips .....
..... *Sudhir M. Gowda, Bing J. Sheu and Wen-Jay Hsu* 267
Implementing the Square-Root Information Kalman Filter on a Jacobi-Type Systolic Array
..... *Marc Moonen* 283
On Fault Tolerant Matrix Decomposition .....*Patrick Fitzpatrick* 293
A Fast VLSI Systolic Array for Large Modulus Residue Addition .....
..... *Subir Bandyopadhyay, Graham A. Jullien and Abhijit Sengupta* 305